

CLAIMS

1. A method for reducing power consumption during background operations in a memory array with a plurality of sections comprising the steps of:

controlling said background operations in one or more of
5 said plurality of sections of said memory array in response to one or more control signals; and

presenting said one or more control signals and one or more decoded address signals to one or more periphery array circuits of said one or more sections.

2. The method according to claim 1, wherein said background operations comprise a refresh operation.

3. The method according to claim 1, wherein said plurality of sections comprise quadrants.

4. The method according to claim 1, wherein said background operations comprise parity checking.

5. The method according to claim 1, further comprising:
controlling, in response to said one or more control
signals, an operation of said one or more periphery array circuits,
wherein said periphery array circuits each comprise one or more
5 circuits from the group consisting of sense amplifiers, column
multiplexer circuits, equalization circuits, and wordline driver
circuits.

6. The method according to claim 1, further comprising:
generating one of said one or more control signals for
each of said plurality of sections of said memory array.

7. The method according to claim 1, wherein said one or
more control signals are generated in response to an address
signal.

8. The method according to claim 1, further comprising:
generating said one or more control signals in response
to a refresh enable signal.

9. The method according to claim 8, further comprising
generating a memory cell selection signal comprising a binary

0325.00519c

CD01124c

numerical representation configured such that a single bit changes
between successive numbers in response to said refresh enable
5 signal.

10. An apparatus comprising:

means for controlling a background operation in one or
more sections of a memory array in response to one or more control
signals; and

5 means for presenting said one or more control signals and
one or more decoded address signals to one or more periphery array
circuits of said one or more sections.

11. An apparatus comprising:

a memory array comprising a plurality of sections,
wherein each of said sections comprises (i) a plurality of memory
cells and (ii) periphery array circuitry configured to control
5 access to said plurality of memory cells; and

a control circuit configured to present one or more
control signals and one or more decoded address signals to said
periphery array circuitry of said plurality of sections, wherein a
background operation in one or more of said plurality of sections
10 is controlled in response to said one or more control signals.

12. The apparatus according to claim 11, wherein said background operation comprises a refresh operation.

13. The apparatus according to claim 11, wherein each of said one or more control signals is configured to control one or more array control signals of a corresponding section.

14. The apparatus according to claim 11, wherein said periphery array circuitry comprises one or more sense amplifiers configured to sense a memory cell state in response to said one or more control signals and said one or more decoded address signals.

15. The apparatus according to claim 11, wherein said periphery array circuitry is configured to generate one or more wordline signals in response to said one or more control signals and said one or more decoded address signals.

16. The apparatus according to claim 11, wherein said periphery array circuitry comprises equalization circuitry configured to equalize one or more bitlines to a predetermined

0325.00519c
CD01124c

voltage potential in response to said one or more control signals
5 and said one or more decoded address signals.

17. The apparatus according to claim 11, wherein said
periphery array circuitry comprises column multiplexing circuitry.

18. The apparatus according to claim 11, wherein said
one or more control signals are generated in response to an address
signal.

19. The apparatus according to claim 11, wherein each of
said memory cells comprises a dynamic storage element.

20. The apparatus according to claim 11, wherein said
background operation comprises parity checking.

21. The apparatus according to claim 11, wherein said
one or more decoded address signals comprise one or more decoded
row address signals and one or more decoded column address signals.

22. The apparatus according to claim 11, wherein said
periphery array circuitry of each of said plurality of sections is

0325.00519c
CD01124c

configured to control said plurality of memory cells of each of
said plurality of sections in response to (i) said one or more
5 control signals and (ii) said one or more decoded address signals.

23. The apparatus according to claim 11, wherein said
memory array comprises a plurality of blocks and each block of said
plurality of blocks comprises two or more of said plurality of
sections.

24. The method according to claim 1, wherein said one or
more decoded address signals comprise one or more decoded row
address signals and one or more decoded column address signals.

25. The method according to claim 1, wherein said
background operations are enabled in response to a first state of
said one or more control signals.

26. The method according to claim 1, wherein said
background operations are disabled in response to a first state of
said one or more control signals.